head     56.3;
access   paws bayes jws quist brad dew jwh;
symbols  ;
locks    ; strict;
comment  @# @;


56.3
date     93.01.27.13.18.49;  author jwh;  state Exp;
branches ;
next     56.2;

56.2
date     93.01.27.11.59.48;  author jwh;  state Exp;
branches ;
next     56.1;

56.1
date     91.11.05.09.56.07;  author jwh;  state Exp;
branches ;
next     55.1;

55.1
date     91.08.25.10.31.34;  author jwh;  state Exp;
branches ;
next     54.3;

54.3
date     91.08.21.10.39.00;  author jwh;  state Exp;
branches ;
next     54.2;

54.2
date     91.08.21.09.42.37;  author jwh;  state Exp;
branches ;
next     54.1;

54.1
date     91.03.18.15.32.54;  author jwh;  state Exp;
branches ;
next     53.1;

53.1
date     91.03.11.19.32.49;  author jwh;  state Exp;
branches ;
next     52.1;

52.1
date     91.02.19.09.18.09;  author jwh;  state Exp;
branches ;
next     51.1;

51.1
date     91.01.30.16.17.21;  author jwh;  state Exp;
branches ;
next     50.1;

50.1
date     90.10.29.16.31.25;  author jwh;  state Exp;
branches ;
next     49.1;

49.1
date     90.08.14.14.15.11;  author jwh;  state Exp;
branches ;
next     48.1;

48.1
date     90.07.26.11.21.40;  author jwh;  state Exp;
branches ;
next     47.1;

47.1
date     90.05.14.11.06.37;  author dew;  state Exp;
branches ;
next     46.1;

46.1
date     90.05.07.08.53.33;  author jwh;  state Exp;
branches ;
next     45.2;

45.2
date     90.04.30.09.58.21;  author jwh;  state Exp;
branches ;
next     45.1;

45.1
date     90.04.19.16.01.31;  author jwh;  state Exp;
branches ;
next     44.1;

44.1
date     90.04.01.22.18.43;  author jwh;  state Exp;
branches ;
next     43.1;

43.1
date     90.03.20.14.11.25;  author jwh;  state Exp;
branches ;
next     42.1;

42.1
date     90.01.23.17.55.38;  author jwh;  state Exp;
branches ;
next     41.1;

41.1
date     89.12.22.11.37.47;  author jwh;  state Exp;
branches ;
next     40.2;

40.2
date     89.12.15.17.16.02;  author jwh;  state Exp;
branches ;
next     40.1;

40.1
date     89.09.29.11.58.50;  author jwh;  state Exp;
branches ;
next     39.1;

39.1
date     89.09.26.16.43.39;  author dew;  state Exp;
branches ;
next     38.1;

38.1
date     89.08.29.11.35.39;  author jwh;  state Exp;
branches ;
next     37.1;

37.1
date     89.05.12.11.49.26;  author dew;  state Exp;
branches ;
next     36.1;

36.1
date     89.02.06.10.27.03;  author dew;  state Exp;
branches ;
next     35.1;

35.1
date     89.02.02.13.42.42;  author dew;  state Exp;
branches ;
next     34.1;

34.1
date     89.01.23.16.17.53;  author jwh;  state Exp;
branches ;
next     33.1;

33.1
date     89.01.16.11.49.17;  author dew;  state Exp;
branches ;
next     32.2;

32.2
date     89.01.11.11.17.56;  author dew;  state Exp;
branches ;
next     32.1;

32.1
date     89.01.10.11.58.41;  author bayes;  state Exp;
branches ;
next     31.1;

31.1
date     88.12.14.18.19.27;  author bayes;  state Exp;
branches ;
next     30.1;

30.1
date     88.12.09.13.56.32;  author dew;  state Exp;
branches ;
next     29.1;

29.1
date     88.10.31.15.41.06;  author bayes;  state Exp;
branches ;
next     28.1;

28.1
date     88.10.06.11.07.19;  author dew;  state Exp;
branches ;
next     27.1;

27.1
date     88.09.29.11.50.06;  author bayes;  state Exp;
branches ;
next     26.1;

26.1
date     88.09.28.13.39.08;  author bayes;  state Exp;
branches ;
next     25.1;

25.1
date     88.03.02.09.44.52;  author bayes;  state Exp;
branches ;
next     24.1;

24.1
date     87.08.31.10.15.59;  author jws;  state Exp;
branches ;
next     23.1;

23.1
date     87.08.26.11.02.06;  author bayes;  state Exp;
branches ;
next     22.1;

22.1
date     87.08.17.11.41.17;  author bayes;  state Exp;
branches ;
next     21.1;

21.1
date     87.08.12.14.25.18;  author bayes;  state Exp;
branches ;
next     20.1;

20.1
date     87.07.30.11.37.00;  author bayes;  state Exp;
branches ;
next     19.1;

19.1
date     87.06.01.08.51.05;  author jws;  state Exp;
branches ;
next     18.1;

18.1
date     87.05.20.15.56.21;  author bayes;  state Exp;
branches ;
next     17.1;

17.1
date     87.04.30.11.00.20;  author jws;  state Exp;
branches ;
next     16.1;

16.1
date     87.04.26.16.10.29;  author jws;  state Exp;
branches ;
next     15.1;

15.1
date     87.04.13.09.51.11;  author jws;  state Exp;
branches ;
next     14.1;

14.1
date     87.04.01.16.01.12;  author jws;  state Exp;
branches ;
next     13.1;

13.1
date     87.02.28.18.53.46;  author jws;  state Exp;
branches ;
next     12.1;

12.1
date     87.02.02.13.47.26;  author jws;  state Exp;
branches ;
next     11.1;

11.1
date     87.01.19.10.13.39;  author jws;  state Exp;
branches ;
next     10.1;

10.1
date     86.12.24.11.28.46;  author jws;  state Exp;
branches ;
next     9.1;

9.1
date     86.12.12.15.12.28;  author bayes;  state Exp;
branches ;
next     8.1;

8.1
date     86.11.27.12.21.55;  author jws;  state Exp;
branches ;
next     7.1;

7.1
date     86.11.20.14.34.20;  author hal;  state Exp;
branches ;
next     6.1;

6.1
date     86.11.04.18.27.16;  author paws;  state Exp;
branches ;
next     5.1;

5.1
date     86.10.28.17.16.44;  author hal;  state Exp;
branches ;
next     4.1;

4.1
date     86.09.30.20.10.38;  author hal;  state Exp;
branches ;
next     3.1;

3.1
date     86.09.01.12.22.08;  author hal;  state Exp;
branches ;
next     2.1;

2.1
date     86.07.30.15.10.18;  author hal;  state Exp;
branches ;
next     1.1;

1.1
date     86.06.30.16.47.35;  author danm;  state tmp;
branches ;
next     ;


desc
@Base file for PWS 3.2 release.

@


56.3
log
@
pws2rcs automatic delta on Wed Jan 27 13:14:25 MST 1993
@
text
@	mname   ROMcall

	def     asm_f_pwr_on,asm_flpyread,asm_flpy_wrt,asm_flpyinit
	def     asm_flpymread,asm_flpymwrite,asm_cache_on,asm_cache_off
	def     boot_lifhead,boot_findfile
	def     boot_minit,boot_mfopen,boot_mfclose,boot_mread
	def     asm_cache_mode                          rdq 10 jan 89
	refa    sysglobals,msysflags
	REFA    ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	LMODE   ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	INCLUDE ASM_SYMS.TEXT

escapecode      equ sysglobals-2
recoverblock    equ sysglobals-10
intvec2         equ -72                 vector for interrupt level 2
boot_id         equ $3FFE
SYSFLAG2        equ $FFFFFEDA

*  hard coded addresses:
flpyread        equ $120        288
flpy_wrt        equ $124        292
fintrupt        equ $128        296
flpyinit        equ $12C        300
flpymread       equ $130        304
flpymwrite      equ $134        308
f_pwr_on        equ $144        324
lifhead         equ     $18C
*findfile        equ     $190

minit           equ     $4004
mfopen          equ     $4008
mfclose         equ     $4010
mread           equ     $400C

A       equ     a0      address of boot ROM routine
R       equ     a4      return address
F       equ     d4      function result


boot_mfopen     equ  *
	lea     mfopen,A

f2_16   movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d4                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	movem.l d1-d4,-(sp)                     push parameters
	bra.s   rom_fun


boot_minit      equ  *
	lea     minit,A

f2_4    movea.l (sp)+,R                         get return address
	move.l  (sp)+,d1                        get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	move.l  d1,-(sp)                        push parameters

rom_fun jsr     (A)                             call boot ROM
	move.w  (sp)+,F                         get function result
	bsr.s   unfix                           return to user environment
	move.w  F,4(sp)                         put back function result
	rts                                     return

asm_flpyinit equ *
	lea     flpyinit,A
	movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	BSR.S   FIXIT                   (rdq)   get into boot ROM environment
	movem.w d1-d3,-(sp)                     push parameters

rom_jsr jsr     (A)                             call boot ROM
ROM_XIT bsr.s   unfix                           restore user envirnoment
	rts                                     return to user

fixit   LEA     ROM_RECOVER,A1                  (rdq)
	movea.l (sp)+,R                         fetch return address
	trap    #11                             get into supervisor mode
	BTST    #4,SYSFLAG2                     DO WE HAVE A 68020   3/27/85
	BEQ.S   fixitb                          IF NOT THEN SKIP
	JSR     ASM_CACHE_OFF                   DISABLE EXTERNAL CACHE
	JSR     ASM_ICACHE_OFF                  TURN OFF 68020 ICACHE  3/27/85
fixitb  lea     intvec2,a3                      save floppy vector
	move.w  (a3)+,-(sp)                     save jmp/jsr
	move.l  (a3)+,-(sp)                     save address
	move.l  #fintrupt,-(a3)                 set up boot ROM floppy vector
	move.w  #$4EF9,-(a3)                    (jmp)
	link    a5,#-2                          primitive try/recover
	PEA     (A1)                            (rdq) RECOVER ADDRESS
	pea     (sp)
	CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   FIXIT1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_OFF                   3.0 BUG FIX jws
FIXIT1  jmp     (R)                             return to call

UNFIX   CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   UNFIX1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_ON                    3.0 BUG FIX jws
UNFIX1  movea.l (sp)+,R                         fetch return address
	unlk    a5                              pop recover stuff
	lea     intvec2+6,a3                    restore floppy vector
	move.l  (sp)+,-(a3)                     address
	move.w  (sp)+,-(a3)                     jmp
	move    (sp)+,sr                        restore user mode
	BTST    #4,SYSFLAG2                IS THIS A 68020?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	JSR     ASM_ICACHE_ON              FLUSH ICACHE  3/27/85
	TST.B   MSYSFLAGS                  DO WE HAVE EXT. CACHE?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	MOVEA.L #CACHE_CTL,A0              CLEAR 68020 CACHE
	MOVE.W  (A0),D0                    FETCH CURRENT STATUS
	ANDI.W  #$0007,D0                  CLEAR TST AND ERR BITS
	OR.B    #$64,D0                    SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                    PUT IT BACK
UNFXRT  jmp     (R)                             return to call



boot_mread      equ  *
	lea     mread,A

byte_14 movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d7                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.w d1-d7,-(sp)                     push parameters
	bra     rom_jsr



boot_mfclose    equ *
	lea     mfclose,A
	bra.s   no_parm

asm_f_pwr_on equ *
	lea     f_pwr_on,A                      boot ROM mini reset

no_parm bsr     fixit                           get into boot ROM environment
	bra     rom_jsr



boot_lifhead equ *
	lea     lifhead,A
	bra.s   byte_8

asm_flpy_wrt equ *
	lea     flpy_wrt,A                      boot ROM single-sector write
	bra.s   byte_8

asm_flpyread equ *
	lea     flpyread,A                      boot ROM single-sector read

byte_8  movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d2                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d2,-(sp)                     push parameters
	bra     rom_jsr



asm_flpymwrite equ *
	lea     flpymwrite,A                    boot ROM multisector write
	bra.s   byte_12

asm_flpymread equ *
	lea     flpymread,A                     boot ROM multisector read

byte_12 movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d3,-(sp)                     push parameters
	bra     rom_jsr

rom_recover equ *                               escape from boot ROM
	move.w  (sp)+,d4                        get escapecode
	bsr     unfix                           return to user environment
	move.w  d4,escapecode(a5)               restore escapecode
	trap    #10                             escape(escapecode)



FUBUFFER EQU     $FFFFFDD2       FLOPPY UNIVERSAL BUFFER {RQ}

BOOT_FINDFILE   EQU *
	 MOVEA.L (SP)+,A1              RETURN ADDRESS
	 MOVE.L  (SP)+,D2              GET DIR START
	 MOVE.L  (SP)+,D3              GET DIR LEN
	 MOVEA.L (SP)+,A0              GET FILE NAME ADDR
	 MOVEA.L (SP)+,A4              GET ADDR OF CAT ENTRY
	 MOVE.L  A1,-(SP)              RESTORE RETURN ADDRESS
NXTDSECTOR LEA   FUBUFFER,A2
	 MOVEM.L D2/D3/A0/A2/A4,-(SP)     SAVE REGS
	 MOVE.L  D2,-(SP)
	 MOVE.L  A2,-(SP)              READ THE NEXT
	 BSR.S   ASM_FLPYREAD          DIRECTORY SECTOR
	 MOVEM.L (SP)+,D2/D3/A0/A2/A4  RESTORE REGS
	 MOVEQ   #8,D1                 (8 ENTRIES/SECTOR)
CHECKTYPE CMPI.W #-1,10(A2)            CHECK LOGICAL EOD
	 BEQ.S   NOTFOUND
	 TST.W  10(A2)                 IGNORE PURGED FILES
	 BEQ.S   NXTDENTRY
	 MOVEA.L A0,A1                 SAVE NAME POINTER
	 MOVEA.L  A2,A3                COPY ENTRY POINTER
	 MOVEQ    #4,D4                SET CHARACTER COUNTER
CHKNAME  CMPM.W  (A1)+,(A3)+           MATCH CHARACTERS
	 DBNE    D4,CHKNAME
	 BNE.S   NXTDENTRY
	 MOVE.L  A2,(A4)               STORE THE CAT ENTRY ADDR.
	 RTS

NXTDENTRY ADDA   #32,A2                INCREMENT
	 SUBQ.L  #1,D1                 TO NEXT ENTRY
	 BGT.S   CHECKTYPE
	 ADDQ.L  #1,D2                 INCREMENT
	 SUBQ.L  #1,D3                 TO NEXT DIRECTORY
	 BGT.S   NXTDSECTOR            SECTOR
NOTFOUND MOVE.W  #-1,ESCAPECODE(A5)    ESCAPECODE := -1
	 TRAP   #10

*---rdq---ROUTINES TO TURN CACHE OFF AND ON-------------------------------
*
*         MODIFIED FOR WOPR CACHE -- ADDED FPE, IEN BITS  3/25/85  JWS
*
CACHE_CTL EQU   $5F400E

ASM_CACHE_OFF   EQU *
	BTST    #0,MSYSFLAGS
	BEQ.S   XIT
	ANDI.W  #$0063,CACHE_CTL        CLEAR TST, ERR AND CE BITS
XIT     RTS

ASM_CACHE_ON    EQU *
	BTST    #0,MSYSFLAGS
	BEQ     XIT
	BTST    #4,SYSFLAG2            CHECK FOR 68020
	BNE.S   TURNON                 IF SO THEN SKIP READ
	SUBA.L  A0,A0           READ 16K BYTES FROM HIGH MEM DOWN
	MOVE.W  #4095,D0        TO FLUSH THE CACHE
CACHEO1 MOVE.L  -(A0),D1
	DBRA    D0,CACHEO1
TURNON  LEA     CACHE_CTL,A0
	MOVE.W  (A0),D0                 FETCH CURRENT STATUS
	ANDI.W  #$0007,D0               CLEAR TST AND ERR BITS
	OR.B    #$64,D0                 SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                 PUT IT BACK
	RTS
*---rdq-------------------------------------------------------------------
*---routine to do complete setup & take down of caches
*-- used in rev 3.22 to do proper switch to bootrom mode

SET_TT0 EQU     *       D0 CONTAINS VALUE FOR TT0
	BTST    #4,SYSFLAG2     68020 ?
	BEQ.S   XIT_TT0
	BTST    #2,SYSFLAG2     68030 ?
	BEQ.S   XIT_TT0
*==========================================================================
* Stuff between the '=======' lines is new for the '040. JWH 12/15/89.
	BTST    #3,SYSFLAG2
	BNE     ITSA_30
	TRAP    #11
	MOVE    (SP)+,D1        SAVE SR
	DC.L    $4E7B0006       MOVEC  D0,DTT0
	DC.L    $4E7B0004       MOVEC  D0,ITT0  JWH - 4/30/90.
	MOVE    D1,SR           RESTORE SR
	BRA     XIT_TT0
*==========================================================================
ITSA_30   TRAP    #11     ENSURE SUPERVISOR MODE
	MOVE    (SP)+,D1        SAVE SR
	MOVE.L  D0,-(SP)
	DC.L    $F0170800    PMOVE (SP),TT0
	ADDQ    #4,SP
	MOVE    D1,SR           RESTORE SR
XIT_TT0 RTS

ASM_CACHE_MODE  EQU     *
	MOVEA.L (SP)+,A4        RETURN ADDRESS
	TST.B   (SP)+           TEST ARG
	BEQ.S   CM_BOOTROM
* SETUP FOR WORKSTATION OPERATIONS (caches on)
	MOVE.L  #TT0_ENABLE,D0  DISABLE DATA CACHING FOR IO SPACE
	BTST    #3,SYSFLAG2     040 ??
	BNE     OLD_WAY
	MOVE.L  #DTT0_ENABLE,D0
OLD_WAY BSR     SET_TT0
	BSR     ASM_CACHE_ON
	JSR     ASM_ICACHE_ON
	JMP     (A4)

* SETUP FOR BOOTROM OPERATIONS (caches off)
CM_BOOTROM EQU  *
	BSR     ASM_CACHE_OFF
	JSR     ASM_ICACHE_OFF
	MOVEQ   #0,D0           DISABLE TT0
	BSR     SET_TT0
	JMP     (A4)

	nosyms
	end
@


56.2
log
@
pws2rcs automatic delta on Wed Jan 27 11:57:27 MST 1993
@
text
@d1 305
@


56.1
log
@Automatic bump of revision number for PWS version 3.25
@
text
@a0 305
	mname   ROMcall

	def     asm_f_pwr_on,asm_flpyread,asm_flpy_wrt,asm_flpyinit
	def     asm_flpymread,asm_flpymwrite,asm_cache_on,asm_cache_off
	def     boot_lifhead,boot_findfile
	def     boot_minit,boot_mfopen,boot_mfclose,boot_mread
	def     asm_cache_mode                          rdq 10 jan 89
	refa    sysglobals,msysflags
	REFA    ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	LMODE   ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	INCLUDE ASM_SYMS.TEXT

escapecode      equ sysglobals-2
recoverblock    equ sysglobals-10
intvec2         equ -72                 vector for interrupt level 2
boot_id         equ $3FFE
SYSFLAG2        equ $FFFFFEDA

*  hard coded addresses:
flpyread        equ $120        288
flpy_wrt        equ $124        292
fintrupt        equ $128        296
flpyinit        equ $12C        300
flpymread       equ $130        304
flpymwrite      equ $134        308
f_pwr_on        equ $144        324
lifhead         equ     $18C
*findfile        equ     $190

minit           equ     $4004
mfopen          equ     $4008
mfclose         equ     $4010
mread           equ     $400C

A       equ     a0      address of boot ROM routine
R       equ     a4      return address
F       equ     d4      function result


boot_mfopen     equ  *
	lea     mfopen,A

f2_16   movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d4                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	movem.l d1-d4,-(sp)                     push parameters
	bra.s   rom_fun


boot_minit      equ  *
	lea     minit,A

f2_4    movea.l (sp)+,R                         get return address
	move.l  (sp)+,d1                        get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	move.l  d1,-(sp)                        push parameters

rom_fun jsr     (A)                             call boot ROM
	move.w  (sp)+,F                         get function result
	bsr.s   unfix                           return to user environment
	move.w  F,4(sp)                         put back function result
	rts                                     return

asm_flpyinit equ *
	lea     flpyinit,A
	movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	BSR.S   FIXIT                   (rdq)   get into boot ROM environment
	movem.w d1-d3,-(sp)                     push parameters

rom_jsr jsr     (A)                             call boot ROM
ROM_XIT bsr.s   unfix                           restore user envirnoment
	rts                                     return to user

fixit   LEA     ROM_RECOVER,A1                  (rdq)
	movea.l (sp)+,R                         fetch return address
	trap    #11                             get into supervisor mode
	BTST    #4,SYSFLAG2                     DO WE HAVE A 68020   3/27/85
	BEQ.S   fixitb                          IF NOT THEN SKIP
	JSR     ASM_CACHE_OFF                   DISABLE EXTERNAL CACHE
	JSR     ASM_ICACHE_OFF                  TURN OFF 68020 ICACHE  3/27/85
fixitb  lea     intvec2,a3                      save floppy vector
	move.w  (a3)+,-(sp)                     save jmp/jsr
	move.l  (a3)+,-(sp)                     save address
	move.l  #fintrupt,-(a3)                 set up boot ROM floppy vector
	move.w  #$4EF9,-(a3)                    (jmp)
	link    a5,#-2                          primitive try/recover
	PEA     (A1)                            (rdq) RECOVER ADDRESS
	pea     (sp)
	CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   FIXIT1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_OFF                   3.0 BUG FIX jws
FIXIT1  jmp     (R)                             return to call

UNFIX   CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   UNFIX1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_ON                    3.0 BUG FIX jws
UNFIX1  movea.l (sp)+,R                         fetch return address
	unlk    a5                              pop recover stuff
	lea     intvec2+6,a3                    restore floppy vector
	move.l  (sp)+,-(a3)                     address
	move.w  (sp)+,-(a3)                     jmp
	move    (sp)+,sr                        restore user mode
	BTST    #4,SYSFLAG2                IS THIS A 68020?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	JSR     ASM_ICACHE_ON              FLUSH ICACHE  3/27/85
	TST.B   MSYSFLAGS                  DO WE HAVE EXT. CACHE?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	MOVEA.L #CACHE_CTL,A0              CLEAR 68020 CACHE
	MOVE.W  (A0),D0                    FETCH CURRENT STATUS
	ANDI.W  #$0007,D0                  CLEAR TST AND ERR BITS
	OR.B    #$64,D0                    SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                    PUT IT BACK
UNFXRT  jmp     (R)                             return to call



boot_mread      equ  *
	lea     mread,A

byte_14 movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d7                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.w d1-d7,-(sp)                     push parameters
	bra     rom_jsr



boot_mfclose    equ *
	lea     mfclose,A
	bra.s   no_parm

asm_f_pwr_on equ *
	lea     f_pwr_on,A                      boot ROM mini reset

no_parm bsr     fixit                           get into boot ROM environment
	bra     rom_jsr



boot_lifhead equ *
	lea     lifhead,A
	bra.s   byte_8

asm_flpy_wrt equ *
	lea     flpy_wrt,A                      boot ROM single-sector write
	bra.s   byte_8

asm_flpyread equ *
	lea     flpyread,A                      boot ROM single-sector read

byte_8  movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d2                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d2,-(sp)                     push parameters
	bra     rom_jsr



asm_flpymwrite equ *
	lea     flpymwrite,A                    boot ROM multisector write
	bra.s   byte_12

asm_flpymread equ *
	lea     flpymread,A                     boot ROM multisector read

byte_12 movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d3,-(sp)                     push parameters
	bra     rom_jsr

rom_recover equ *                               escape from boot ROM
	move.w  (sp)+,d4                        get escapecode
	bsr     unfix                           return to user environment
	move.w  d4,escapecode(a5)               restore escapecode
	trap    #10                             escape(escapecode)



FUBUFFER EQU     $FFFFFDD2       FLOPPY UNIVERSAL BUFFER {RQ}

BOOT_FINDFILE   EQU *
	 MOVEA.L (SP)+,A1              RETURN ADDRESS
	 MOVE.L  (SP)+,D2              GET DIR START
	 MOVE.L  (SP)+,D3              GET DIR LEN
	 MOVEA.L (SP)+,A0              GET FILE NAME ADDR
	 MOVEA.L (SP)+,A4              GET ADDR OF CAT ENTRY
	 MOVE.L  A1,-(SP)              RESTORE RETURN ADDRESS
NXTDSECTOR LEA   FUBUFFER,A2
	 MOVEM.L D2/D3/A0/A2/A4,-(SP)     SAVE REGS
	 MOVE.L  D2,-(SP)
	 MOVE.L  A2,-(SP)              READ THE NEXT
	 BSR.S   ASM_FLPYREAD          DIRECTORY SECTOR
	 MOVEM.L (SP)+,D2/D3/A0/A2/A4  RESTORE REGS
	 MOVEQ   #8,D1                 (8 ENTRIES/SECTOR)
CHECKTYPE CMPI.W #-1,10(A2)            CHECK LOGICAL EOD
	 BEQ.S   NOTFOUND
	 TST.W  10(A2)                 IGNORE PURGED FILES
	 BEQ.S   NXTDENTRY
	 MOVEA.L A0,A1                 SAVE NAME POINTER
	 MOVEA.L  A2,A3                COPY ENTRY POINTER
	 MOVEQ    #4,D4                SET CHARACTER COUNTER
CHKNAME  CMPM.W  (A1)+,(A3)+           MATCH CHARACTERS
	 DBNE    D4,CHKNAME
	 BNE.S   NXTDENTRY
	 MOVE.L  A2,(A4)               STORE THE CAT ENTRY ADDR.
	 RTS

NXTDENTRY ADDA   #32,A2                INCREMENT
	 SUBQ.L  #1,D1                 TO NEXT ENTRY
	 BGT.S   CHECKTYPE
	 ADDQ.L  #1,D2                 INCREMENT
	 SUBQ.L  #1,D3                 TO NEXT DIRECTORY
	 BGT.S   NXTDSECTOR            SECTOR
NOTFOUND MOVE.W  #-1,ESCAPECODE(A5)    ESCAPECODE := -1
	 TRAP   #10

*---rdq---ROUTINES TO TURN CACHE OFF AND ON-------------------------------
*
*         MODIFIED FOR WOPR CACHE -- ADDED FPE, IEN BITS  3/25/85  JWS
*
CACHE_CTL EQU   $5F400E

ASM_CACHE_OFF   EQU *
	BTST    #0,MSYSFLAGS
	BEQ.S   XIT
	ANDI.W  #$0063,CACHE_CTL        CLEAR TST, ERR AND CE BITS
XIT     RTS

ASM_CACHE_ON    EQU *
	BTST    #0,MSYSFLAGS
	BEQ     XIT
	BTST    #4,SYSFLAG2            CHECK FOR 68020
	BNE.S   TURNON                 IF SO THEN SKIP READ
	SUBA.L  A0,A0           READ 16K BYTES FROM HIGH MEM DOWN
	MOVE.W  #4095,D0        TO FLUSH THE CACHE
CACHEO1 MOVE.L  -(A0),D1
	DBRA    D0,CACHEO1
TURNON  LEA     CACHE_CTL,A0
	MOVE.W  (A0),D0                 FETCH CURRENT STATUS
	ANDI.W  #$0007,D0               CLEAR TST AND ERR BITS
	OR.B    #$64,D0                 SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                 PUT IT BACK
	RTS
*---rdq-------------------------------------------------------------------
*---routine to do complete setup & take down of caches
*-- used in rev 3.22 to do proper switch to bootrom mode

SET_TT0 EQU     *       D0 CONTAINS VALUE FOR TT0
	BTST    #4,SYSFLAG2     68020 ?
	BEQ.S   XIT_TT0
	BTST    #2,SYSFLAG2     68030 ?
	BEQ.S   XIT_TT0
*==========================================================================
* Stuff between the '=======' lines is new for the '040. JWH 12/15/89.
	BTST    #3,SYSFLAG2
	BNE     ITSA_30
	TRAP    #11
	MOVE    (SP)+,D1        SAVE SR
	DC.L    $4E7B0006       MOVEC  D0,DTT0
	DC.L    $4E7B0004       MOVEC  D0,ITT0  JWH - 4/30/90.
	MOVE    D1,SR           RESTORE SR
	BRA     XIT_TT0
*==========================================================================
ITSA_30   TRAP    #11     ENSURE SUPERVISOR MODE
	MOVE    (SP)+,D1        SAVE SR
	MOVE.L  D0,-(SP)
	DC.L    $F0170800    PMOVE (SP),TT0
	ADDQ    #4,SP
	MOVE    D1,SR           RESTORE SR
XIT_TT0 RTS

ASM_CACHE_MODE  EQU     *
	MOVEA.L (SP)+,A4        RETURN ADDRESS
	TST.B   (SP)+           TEST ARG
	BEQ.S   CM_BOOTROM
* SETUP FOR WORKSTATION OPERATIONS (caches on)
	MOVE.L  #TT0_ENABLE,D0  DISABLE DATA CACHING FOR IO SPACE
	BTST    #3,SYSFLAG2     040 ??
	BNE     OLD_WAY
	MOVE.L  #DTT0_ENABLE,D0
OLD_WAY BSR     SET_TT0
	BSR     ASM_CACHE_ON
	JSR     ASM_ICACHE_ON
	JMP     (A4)

* SETUP FOR BOOTROM OPERATIONS (caches off)
CM_BOOTROM EQU  *
	BSR     ASM_CACHE_OFF
	JSR     ASM_ICACHE_OFF
	MOVEQ   #0,D0           DISABLE TT0
	BSR     SET_TT0
	JMP     (A4)

	nosyms
	end
@


55.1
log
@Automatic bump of revision number for PWS version 3.25A
@
text
@@


54.3
log
@
pws2rcs automatic delta on Wed Aug 21 10:27:27 MDT 1991
@
text
@@


54.2
log
@
pws2rcs automatic delta on Wed Aug 21 09:35:48 MDT 1991
@
text
@d1 305
@


54.1
log
@Automatic bump of revision number for PWS version 3.24
@
text
@a0 305
	mname   ROMcall

	def     asm_f_pwr_on,asm_flpyread,asm_flpy_wrt,asm_flpyinit
	def     asm_flpymread,asm_flpymwrite,asm_cache_on,asm_cache_off
	def     boot_lifhead,boot_findfile
	def     boot_minit,boot_mfopen,boot_mfclose,boot_mread
	def     asm_cache_mode                          rdq 10 jan 89
	refa    sysglobals,msysflags
	REFA    ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	LMODE   ASM_ICACHE_OFF,ASM_ICACHE_ON,ASM_FLUSH_ICACHE  3/27/85
	INCLUDE ASM_SYMS.TEXT

escapecode      equ sysglobals-2
recoverblock    equ sysglobals-10
intvec2         equ -72                 vector for interrupt level 2
boot_id         equ $3FFE
SYSFLAG2        equ $FFFFFEDA

*  hard coded addresses:
flpyread        equ $120        288
flpy_wrt        equ $124        292
fintrupt        equ $128        296
flpyinit        equ $12C        300
flpymread       equ $130        304
flpymwrite      equ $134        308
f_pwr_on        equ $144        324
lifhead         equ     $18C
*findfile        equ     $190

minit           equ     $4004
mfopen          equ     $4008
mfclose         equ     $4010
mread           equ     $400C

A       equ     a0      address of boot ROM routine
R       equ     a4      return address
F       equ     d4      function result


boot_mfopen     equ  *
	lea     mfopen,A

f2_16   movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d4                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	movem.l d1-d4,-(sp)                     push parameters
	bra.s   rom_fun


boot_minit      equ  *
	lea     minit,A

f2_4    movea.l (sp)+,R                         get return address
	move.l  (sp)+,d1                        get parameters
	move.l  R,-(sp)                         put return address back
	bsr.s   fixit                           get into boot ROM environment
	clr.w   -(sp)                           function result
	move.l  d1,-(sp)                        push parameters

rom_fun jsr     (A)                             call boot ROM
	move.w  (sp)+,F                         get function result
	bsr.s   unfix                           return to user environment
	move.w  F,4(sp)                         put back function result
	rts                                     return

asm_flpyinit equ *
	lea     flpyinit,A
	movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	BSR.S   FIXIT                   (rdq)   get into boot ROM environment
	movem.w d1-d3,-(sp)                     push parameters

rom_jsr jsr     (A)                             call boot ROM
ROM_XIT bsr.s   unfix                           restore user envirnoment
	rts                                     return to user

fixit   LEA     ROM_RECOVER,A1                  (rdq)
	movea.l (sp)+,R                         fetch return address
	trap    #11                             get into supervisor mode
	BTST    #4,SYSFLAG2                     DO WE HAVE A 68020   3/27/85
	BEQ.S   fixitb                          IF NOT THEN SKIP
	JSR     ASM_CACHE_OFF                   DISABLE EXTERNAL CACHE
	JSR     ASM_ICACHE_OFF                  TURN OFF 68020 ICACHE  3/27/85
fixitb  lea     intvec2,a3                      save floppy vector
	move.w  (a3)+,-(sp)                     save jmp/jsr
	move.l  (a3)+,-(sp)                     save address
	move.l  #fintrupt,-(a3)                 set up boot ROM floppy vector
	move.w  #$4EF9,-(a3)                    (jmp)
	link    a5,#-2                          primitive try/recover
	PEA     (A1)                            (rdq) RECOVER ADDRESS
	pea     (sp)
	CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   FIXIT1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_OFF                   3.0 BUG FIX jws
FIXIT1  jmp     (R)                             return to call

UNFIX   CMPI.W  #3,BOOT_ID                      3.0 BUG FIX jws
	BNE.S   UNFIX1                          3.0 BUG FIX jws
	BSR     ASM_CACHE_ON                    3.0 BUG FIX jws
UNFIX1  movea.l (sp)+,R                         fetch return address
	unlk    a5                              pop recover stuff
	lea     intvec2+6,a3                    restore floppy vector
	move.l  (sp)+,-(a3)                     address
	move.w  (sp)+,-(a3)                     jmp
	move    (sp)+,sr                        restore user mode
	BTST    #4,SYSFLAG2                IS THIS A 68020?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	JSR     ASM_ICACHE_ON              FLUSH ICACHE  3/27/85
	TST.B   MSYSFLAGS                  DO WE HAVE EXT. CACHE?
	BEQ.S   UNFXRT                     IF NOT THEN SKIP
	MOVEA.L #CACHE_CTL,A0              CLEAR 68020 CACHE
	MOVE.W  (A0),D0                    FETCH CURRENT STATUS
	ANDI.W  #$0007,D0                  CLEAR TST AND ERR BITS
	OR.B    #$64,D0                    SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                    PUT IT BACK
UNFXRT  jmp     (R)                             return to call



boot_mread      equ  *
	lea     mread,A

byte_14 movea.l (sp)+,R                         get return address
	movem.w (sp)+,d1-d7                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.w d1-d7,-(sp)                     push parameters
	bra     rom_jsr



boot_mfclose    equ *
	lea     mfclose,A
	bra.s   no_parm

asm_f_pwr_on equ *
	lea     f_pwr_on,A                      boot ROM mini reset

no_parm bsr     fixit                           get into boot ROM environment
	bra     rom_jsr



boot_lifhead equ *
	lea     lifhead,A
	bra.s   byte_8

asm_flpy_wrt equ *
	lea     flpy_wrt,A                      boot ROM single-sector write
	bra.s   byte_8

asm_flpyread equ *
	lea     flpyread,A                      boot ROM single-sector read

byte_8  movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d2                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d2,-(sp)                     push parameters
	bra     rom_jsr



asm_flpymwrite equ *
	lea     flpymwrite,A                    boot ROM multisector write
	bra.s   byte_12

asm_flpymread equ *
	lea     flpymread,A                     boot ROM multisector read

byte_12 movea.l (sp)+,R                         get return address
	movem.l (sp)+,d1-d3                     get parameters
	move.l  R,-(sp)                         put return address back
	bsr     fixit                           get into boot ROM environment
	movem.l d1-d3,-(sp)                     push parameters
	bra     rom_jsr

rom_recover equ *                               escape from boot ROM
	move.w  (sp)+,d4                        get escapecode
	bsr     unfix                           return to user environment
	move.w  d4,escapecode(a5)               restore escapecode
	trap    #10                             escape(escapecode)



FUBUFFER EQU     $FFFFFDD2       FLOPPY UNIVERSAL BUFFER {RQ}

BOOT_FINDFILE   EQU *
	 MOVEA.L (SP)+,A1              RETURN ADDRESS
	 MOVE.L  (SP)+,D2              GET DIR START
	 MOVE.L  (SP)+,D3              GET DIR LEN
	 MOVEA.L (SP)+,A0              GET FILE NAME ADDR
	 MOVEA.L (SP)+,A4              GET ADDR OF CAT ENTRY
	 MOVE.L  A1,-(SP)              RESTORE RETURN ADDRESS
NXTDSECTOR LEA   FUBUFFER,A2
	 MOVEM.L D2/D3/A0/A2/A4,-(SP)     SAVE REGS
	 MOVE.L  D2,-(SP)
	 MOVE.L  A2,-(SP)              READ THE NEXT
	 BSR.S   ASM_FLPYREAD          DIRECTORY SECTOR
	 MOVEM.L (SP)+,D2/D3/A0/A2/A4  RESTORE REGS
	 MOVEQ   #8,D1                 (8 ENTRIES/SECTOR)
CHECKTYPE CMPI.W #-1,10(A2)            CHECK LOGICAL EOD
	 BEQ.S   NOTFOUND
	 TST.W  10(A2)                 IGNORE PURGED FILES
	 BEQ.S   NXTDENTRY
	 MOVEA.L A0,A1                 SAVE NAME POINTER
	 MOVEA.L  A2,A3                COPY ENTRY POINTER
	 MOVEQ    #4,D4                SET CHARACTER COUNTER
CHKNAME  CMPM.W  (A1)+,(A3)+           MATCH CHARACTERS
	 DBNE    D4,CHKNAME
	 BNE.S   NXTDENTRY
	 MOVE.L  A2,(A4)               STORE THE CAT ENTRY ADDR.
	 RTS

NXTDENTRY ADDA   #32,A2                INCREMENT
	 SUBQ.L  #1,D1                 TO NEXT ENTRY
	 BGT.S   CHECKTYPE
	 ADDQ.L  #1,D2                 INCREMENT
	 SUBQ.L  #1,D3                 TO NEXT DIRECTORY
	 BGT.S   NXTDSECTOR            SECTOR
NOTFOUND MOVE.W  #-1,ESCAPECODE(A5)    ESCAPECODE := -1
	 TRAP   #10

*---rdq---ROUTINES TO TURN CACHE OFF AND ON-------------------------------
*
*         MODIFIED FOR WOPR CACHE -- ADDED FPE, IEN BITS  3/25/85  JWS
*
CACHE_CTL EQU   $5F400E

ASM_CACHE_OFF   EQU *
	BTST    #0,MSYSFLAGS
	BEQ.S   XIT
	ANDI.W  #$0063,CACHE_CTL        CLEAR TST, ERR AND CE BITS
XIT     RTS

ASM_CACHE_ON    EQU *
	BTST    #0,MSYSFLAGS
	BEQ     XIT
	BTST    #4,SYSFLAG2            CHECK FOR 68020
	BNE.S   TURNON                 IF SO THEN SKIP READ
	SUBA.L  A0,A0           READ 16K BYTES FROM HIGH MEM DOWN
	MOVE.W  #4095,D0        TO FLUSH THE CACHE
CACHEO1 MOVE.L  -(A0),D1
	DBRA    D0,CACHEO1
TURNON  LEA     CACHE_CTL,A0
	MOVE.W  (A0),D0                 FETCH CURRENT STATUS
	ANDI.W  #$0007,D0               CLEAR TST AND ERR BITS
	OR.B    #$64,D0                 SET CE, IEN, FPE  BITS
	MOVE.W  D0,(A0)                 PUT IT BACK
	RTS
*---rdq-------------------------------------------------------------------
*---routine to do complete setup & take down of caches
*-- used in rev 3.22 to do proper switch to bootrom mode

SET_TT0 EQU     *       D0 CONTAINS VALUE FOR TT0
	BTST    #4,SYSFLAG2     68020 ?
	BEQ.S   XIT_TT0
	BTST    #2,SYSFLAG2     68030 ?
	BEQ.S   XIT_TT0
*==========================================================================
* Stuff between the '=======' lines is new for the '040. JWH 12/15/89.
	BTST    #3,SYSFLAG2
	BNE     ITSA_30
	TRAP    #11
	MOVE    (SP)+,D1        SAVE SR
	DC.L    $4E7B0006       MOVEC  D0,DTT0
	DC.L    $4E7B0004       MOVEC  D0,ITT0  JWH - 4/30/90.
	MOVE    D1,SR           RESTORE SR
	BRA     XIT_TT0
*==========================================================================
ITSA_30   TRAP    #11     ENSURE SUPERVISOR MODE
	MOVE    (SP)+,D1        SAVE SR
	MOVE.L  D0,-(SP)
	DC.L    $F0170800    PMOVE (SP),TT0
	ADDQ    #4,SP
	MOVE    D1,SR           RESTORE SR
XIT_TT0 RTS

ASM_CACHE_MODE  EQU     *
	MOVEA.L (SP)+,A4        RETURN ADDRESS
	TST.B   (SP)+           TEST ARG
	BEQ.S   CM_BOOTROM
* SETUP FOR WORKSTATION OPERATIONS (caches on)
	MOVE.L  #TT0_ENABLE,D0  DISABLE DATA CACHING FOR IO SPACE
	BTST    #3,SYSFLAG2     040 ??
	BNE     OLD_WAY
	MOVE.L  #DTT0_ENABLE,D0
OLD_WAY BSR     SET_TT0
	BSR     ASM_CACHE_ON
	JSR     ASM_ICACHE_ON
	JMP     (A4)

* SETUP FOR BOOTROM OPERATIONS (caches off)
CM_BOOTROM EQU  *
	BSR     ASM_CACHE_OFF
	JSR     ASM_ICACHE_OFF
	MOVEQ   #0,D0           DISABLE TT0
	BSR     SET_TT0
	JMP     (A4)

	nosyms
	end
@


53.1
log
@Automatic bump of revision number for PWS version 3.24B
@
text
@@


52.1
log
@Automatic bump of revision number for PWS version 3.24A
@
text
@@


51.1
log
@Automatic bump of revision number for PWS version 3.24d
@
text
@@


50.1
log
@Automatic bump of revision number for PWS version 3.23c
@
text
@@


49.1
log
@Automatic bump of revision number for PWS version 3.24b
@
text
@@


48.1
log
@Automatic bump of revision number for PWS version 3.24a
@
text
@@


47.1
log
@Automatic bump of revision number for PWS version 3.23
@
text
@@


46.1
log
@Automatic bump of revision number for PWS version 3.23
@
text
@@


45.2
log
@Modified to do the same thing for ITT0 as DTT0 if we
have a 68040.
@
text
@@


45.1
log
@Automatic bump of revision number for PWS version 3.23C
@
text
@a267 1
	MOVE.L  #DTT0_ENABLE,D0
d270 1
a273 3
* Except for the label on the next instruction, everything else is
* the same ... JWH 12/15/89.
*
d288 4
a291 1
	BSR     SET_TT0
@


44.1
log
@Automatic bump of revision number for PWS version 3.23B
@
text
@@


43.1
log
@Automatic bump of revision number for PWS version 3.23aA
@
text
@@


42.1
log
@Automatic bump of revision number for PWS version 3.23e
@
text
@@


41.1
log
@Automatic bump of revision number for PWS version 3.23d
@
text
@@


40.2
log
@

         Changes to the mechanism for turning off data cacheing
      in I/O space, included code to handle the '040.

      Jeff, 12/15/89.
@
text
@@


40.1
log
@Automatic bump of revision number for PWS version 3.23c
@
text
@d263 15
a277 1
	TRAP    #11     ENSURE SUPERVISOR MODE
@


39.1
log
@Automatic bump of revision number for PWS version 3.23b
@
text
@@


38.1
log
@Automatic bump of revision number for PWS version 3.23a
@
text
@@


37.1
log
@Automatic bump of revision number for PWS version 3.3a
@
text
@@


36.1
log
@Automatic bump of revision number for PWS version 3.22
@
text
@@


35.1
log
@Automatic bump of revision number for PWS version 3.22
@
text
@@


34.1
log
@Automatic bump of revision number for PWS version 3.22
@
text
@@


33.1
log
@Automatic bump of revision number for PWS version 3.22D
@
text
@@


32.2
log
@RDQ (DEW)
Added procedure ASM_CACHE_MODE(WS_MODE:BOOLEAN);
This procedure is used to completely turn on/off the caches and
auxillary registers of the machines processor.
@
text
@@


32.1
log
@Automatic bump of revision number for PWS version 3.22C
@
text
@d7 1
d11 1
a12 1

d255 34
@


31.1
log
@Automatic bump of revision number for PWS version 3.22B
@
text
@@


30.1
log
@Automatic bump of revision number for PWS version 3.22A
@
text
@@


29.1
log
@Automatic bump of revision number for PWS version 3.22b
@
text
@@


28.1
log
@Automatic bump of revision number for PWS version 3.3b
@
text
@@


27.1
log
@Automatic bump of revision number for PWS version 3.3a
@
text
@@


26.1
log
@Automatic bump of revision number for PWS version 3.3 Synch
@
text
@@


25.1
log
@Automatic bump of revision number for PWS version 3.2Y
@
text
@@


24.1
log
@Automatic bump of revision number for PWS version 3.2
@
text
@@


23.1
log
@Automatic bump of revision number for PWS version 3.2P
@
text
@@


22.1
log
@Automatic bump of revision number for PWS version 3.2N
@
text
@@


21.1
log
@Automatic bump of revision number for PWS version 3.2M
@
text
@@


20.1
log
@Automatic bump of revision number for PWS version 3.2L
@
text
@@


19.1
log
@Automatic bump of revision number for PWS version 3.2K
@
text
@@


18.1
log
@Automatic bump of revision number for PWS version 3.2J
@
text
@@


17.1
log
@Automatic bump of revision number for PWS version 3.2I+
@
text
@@


16.1
log
@Automatic bump of revision number for PWS version 3.2I
@
text
@@


15.1
log
@Automatic bump of revision number for PWS version 3.2H
@
text
@@


14.1
log
@Automatic bump of revision number for PWS version 3.2G
@
text
@@


13.1
log
@Automatic bump of revision number for PWS version 3.2F
@
text
@@


12.1
log
@Automatic bump of revision number for PWS version 3.2E
@
text
@@


11.1
log
@Automatic bump of revision number for PWS version 3.2D
@
text
@@


10.1
log
@Automatic bump of revision number for PWS version 3.2C
@
text
@@


9.1
log
@Automatic bump of revision number for PWS version 3.2B
@
text
@@


8.1
log
@Automatic bump of revision number for PWS version 3.2A
@
text
@@


7.1
log
@Automatic bump of revision number for PWS version 3.2l
@
text
@@


6.1
log
@Automatic bump of revision number for PWS version 3.2k
@
text
@@


5.1
log
@Automatic bump of revision number for PWS version 3.2j
@
text
@@


4.1
log
@Automatic bump of revision number for PWS version 3.2i
@
text
@@


3.1
log
@Automatic bump of revision number for PWS version 3.2h
@
text
@@


2.1
log
@Auto bump rev number to 2.1 for sys 3.2e.
@
text
@@


1.1
log
@Initial revision
@
text
@@
